

### NVIDIA Update June 2010



# Outline

- Hardware:
  - GPU Hardware in General
  - Fermi Review

### • Software:

- Programming Languages
- Programming Tools
- Libraries



### HARDWARE



# GPU from a High Level

#### • GPU:

- A number of multiprocessors (several to tens)
- Memory

#### • Each multiprocessor (SM) has its own:

- Control unit:
  - Decodes/issues instructions
  - Schedules threads
- Pipelines for execution:
  - int, fp32, fp64, special-function, etc.
- Registers
- Shared memory (SMEM)
  - Programmer-managed scratch-pad memory
- L1 data cache, constant cache
  - Hw-managed caches
- Texture unit
  - Hw-managed cache for textures
  - Interpolation/conversion unit



Not to scale Previous to Fermi: no L1, L2



### **GPU Instruction Issue**

- In-order issue
- Instructions are issued per warp
  - Warp = 32 consecutive threads
    - Think: 32-thread vector
  - Maximum perf: 32 threads execute the same instruction
  - Each thread **CAN** execute its own code path
    - HW handles branching/predication
    - Performance reduction when paths diverge within a warp
      - Entire warp must "execute" the paths taken by threads in a warp
    - No performance reduction if:
      - All threads in a warp branch together
      - Threads in different warps take different code paths



# Registers and Warp Scheduling

- Registers (and other thread state) are partitioned among threads
  - No overhead to store/restore state when switching threads

### • Instruction and memory latency is hidden by:

- Switching threads
  - Not caches, like on CPUs
  - 100s of concurrent threads per multiprocessor
    - Run-time scheduled at warp granularity
  - Think: extreme hyperthreading
- Independent instructions from the same thread
  - Thread blocks when instruction argument isn't available



### Memory Access

- Memory accesses are issued per warp
  - Think: vector of 32 addresses
- A bus connects memory and multiprocessors
  - Bus transactions are contiguous, aligned memory regions
  - Transaction size varies from 32 to 128 bytes

### Throughput

- Maximum throughput when a warp addresses and utilizes entire regions
- Arbitrary addressing patterns within warp ARE allowed
  - Performance degradation due to multiple partially-used transactions per access



# Fermi Multiprocessor (1)

- Up to 1536 concurrent threads
- 32K 32-bit registers
  - Up to 63 registers per thread (21 if threads fully populated)

### • Instruction throughput:

- 2 fp32 pipes, each: 1 warp (32 threads) / 2 cycles
- 2 int32 pipes, each : 1 warp / 2 cycles
- fp64: 1 warp / 4 cycles
- SFU: 1 warp / 16 cycles
- Dual-issue:
  - Greatly improved over previous generation GPUs
  - Instructions from 2 different warps to 2 different pipes



# Fermi Multiprocessor (2)

- 64K total smem/L1
- Programmer chooses smem/L1 breakdown:
  - 48KB smem, 16KB L1
  - 16KB smem, 48KB L1
- Shared memory
  - 32 banks, each 32 bits wide (Previous generation had 16 banks)
  - Improvements over previous generation:
    - Multicasting (previously only broadcast)
    - No bank-conflicts when accessing 64-, 128-bit words

### • L1 cache

- 128-byte line
- Programmer can choose a path (compiler flag) where access granularity is 32B (but without the possibility of hitting in L1)
- Not coherent across multiprocessors



# Fermi Multiprocessor (3)

### • Addressing:

- Generic address space
  - Same assembly instruction can be used for gmem, smem, ...
    - Prev gen needed specific instructions for each memory
  - Enables function calling on GPU
- 32-bit or 64-bit addresses
  - Default based on the OS

### • 64-bit integer arithmetic

- No native int64 instructions
- But there is magic to minimize needed int32 instructions



# Fermi Multiprocessor (4)

#### • 64KB of constant memory, as in prev gen

- Declare with <u>constant</u> qualifier
- Cached, read-only access (4B / warp / SM)

#### • Addition: uniform memory access

- Uniform = same across a threadblock
  - For example: stencil coefficients for FD
- Can be used for any address in global memory
  - Thus: no limit on size, no need for \_\_\_\_\_\_ declaration
  - Cached (read-only, write-unaware cache, 4B / warp / SM)
- Requirements:
  - Kernel pointer argument must be const qualified
  - Dereferencing must not depend on thread ID



### Fermi Memory

- L1 cache described under Multiprocessor (2)
- L2 cache:
  - 768 KB per GPU
    - Coherent across multiprocessors and CPU
  - All accesses to GPU DRAM go through L2
    - Including CPU-GPU memcopies
- GPU memory (DRAM)
  - 6 partitions of GDDR5
  - Additional improvements over previous generation:
    - available ECC (driver option)



### Fermi C2050

- 14 multiprocessors
- Clocks:
  - Core: 1150 MHz
  - Mem: 1500 MHz
- Throughputs:
  - Instruction: 515 Ginstr/s
    - Fp32: 1030 Gflops/s peak
    - Fp64: 515 Gflops/s peak
  - Memory:
    - Shared memory: 1030 GB/s aggregate
    - L1: 1030 GB/s aggregate
    - L2: 230 GB/s (not affected by ECC)
    - DRAM: 144 GB/s (115 GB/s with ECC)
- Perfect balance:
  - -3.5:1 instructions : gmem bytes (4.5:1 if ECC is on )
  - Higher = instruction bound; lower = memory bound



# Additional New Capabilities

### • Fermi can execute several kernels concurrently

- Threadblocks from one kernel are launched first
- If there are resources available, threadblocks from a kernel in another stream are launched

### • Fermi has 2 copy-engines

- Can concurrently copy CPU-GPU and GPU-CPU across PCIe
  - PCIe is duplex, so aggregate bandwidth is doubled in such cases
- Previous generation could only do one copy
- ECC:

- DRAM, L2, L1, shared memory



## Programming for Fermi

- Largely the same as for previous generations
- Biggest difference: memory is accessed in groups of 32 threads (previously 16), matches instruction-issue width
  - The 32 addresses of a warp would ideally fully utilize cache line(s): address a contiguous, aligned region
  - What this means to code:
    - 2D/3D threadblocks should be a multiple of 32 "wide"
    - Data should be a multiple of 32 in the fastest-varying dimension

#### • L1/L2 Caches:

- Not designed for CPU-style reuse, so don't worry about blocking
  - If you can block, you should be blocking for shared memory
- Designed to improve perf for misaligned access, small strides, some register spilling
- Some knobs to experiment with:
  - 16KB vs 48 KB L1 (configurable from source code per kernel)
  - 32B vs 128B "granularity" (only 128B allows hitting in L1), compiler option



### SOFTWARE



### Software

### Languages and APIs

- CUDA C (C++)
- CUDA Fortran
- OpenCL
- DirectCompute
- Developer tools
  - Debuggers
  - Profilers
  - IDEs
  - Libraries

## CUDA







### **CUDA C Compiler Features**



\* Enhancement to CUDA C



### CUDA C++

#### • C++ Features:

- Classes with static methods (mostly) worked prior to CUDA 3.0
- CUDA 3.0 officially supports inheritance and templates
- More C++ functionality is coming in CUDA 3.1 and later
- Note that calls like new/delete will be functional, but performance could suffer:
  - Memory is an atomic resource, you likely have 1000s of concurrent threads

#### • One caveat:

- Methods must be qualified with <u>device</u> for execution on GPU
- There is no perfect solution:
  - Not all methods written for CPU can be compiled for GPU
    - Think: methods that spawn pthreads, open windows, open sockets, etc.
  - Compiling only the needed methods can cause problems with dynamic linking



### **CUDA Fortran**

#### CUDA Fortran

- Collaboration between PGI and NVIDIA
- Host and GPU (kernel) code is in Fortran
  - Host (CPU) code similar to CUDA C run-time
  - Some CUDA C features are still missing
- Strongly typed (the location of data)
  - No need for special allocation/deallocation
  - Transfers between CPU and GPU are initiated by assignments

### PGI Accelerator

- Source directives (a la OpenMP), auto-generated kernels
- CAPS HMPP is another such tool

http://www.pgroup.com/resources/cudafortran.htm



### CUDA-GDB

#### • Executes on GPU hardware

- Not in emulation on CPU
- Support
  - Currently in beta, supports CUDA C
  - Integrated into GDB on all supported Linux distributions

#### • What you would expect from a debugger:

- Breakpoints
- Step-through the code
- Inspect the contents of variables and memory
- Can be used from:
  - DDD, Emacs, ...
- Upcoming features:
  - Machine assembly debugging
  - Performance improvements



### CUDA-GDB

III NX - ssalian@172.16.175.110:1022 - ssalian-linux									
🖓 Applications Places System 🥹 🗟 🕢 🔤	Y 🛃 🖷 Wed Sep 2	, 2:43 PM							
👸 DDD: /ssalian-local/src/gpgpu/cuda/apps/acos_dbg/acos.cu 💶 🖛 🗙									
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>P</u> rogram <u>C</u> ommands S <u>t</u> atus <u>S</u> ource <u>D</u> ata		<u>H</u> elp							
O: threadIdx V S R CO Y	Display Plot Hide Ro	🗲 😹 💭 kate Set Undisp							
<pre>1: totalThreads 30720 2: blockDim y = 1 z = 1 2 } /*</pre>									
Breakpoint 2 at 0x8073b40: file acos.cu, line 390. [Switching to Thread -1211672896 (LWP 28236)] [Current CUDA Thread <<<(0,0),(0,0,0)>>>] Breakpoint 1, acos_main () at acos.cu:389 (gdb) step [Current CUDA Thread <<<(0,0),(0,0,0)>>>] Breakpoint 2, acos_main () at acos.cu:390 (gdb) graph display totalThreads (gdb) graph display blockDim (gdb) graph display threadIdx (gdb)	StepStepiNextNextiUntilFinishContKillUpDownUndoRedoEditMake								
Display 3: threadIdx (enabled, scope acos_main, address 0xfffffffa)		20							
🔲 🛛 🔚 Terminal 🛛 🛛 📾 ssalian - File Browser 🖉 📾 i686_Linux_debug - F 🛛 🌋 DDD: acos.cu		🖄 💽							

# CUDA-MemCheck



### Detects/tracks memory errors

- Out of bounds accesses
- Misaligned accesses (types must be aligned on their size)
- Integrated into CUDA-GDB
- Linux and WinXP

### Win7 and Vista support coming

```
[jchase@dhcp-
                          i686 Linux debug]$ cuda-memcheck ./ptrchecktest
======= CUDA-MEMCHECK
Checking...
Done
Checking...
Error: 3 (65538)
Done
Checking...
Error: 0 (1)
Error: 1 (0)
Error: 2 (0)
Done
unspecified launch failure : 125
======== Invalid read of size 4
_____
             at 0x000000f0 in kernel2 (/src/gpgpu/cudamemcheck/test/ptrchecktest.cu:27)
_____
             by thread 5 in block 3
======= Address 0x00101015 is misaligned
______
======== Invalid read of size 4
-----
             at 0x000000f0 in kernell (/src/gpgpu/cudamemcheck/test/ptrchecktest.cu:18)
             by thread 3 in block 5
-----
======= Address 0x00101028 is out of bounds
_____
```



# CUDA/OpenCL Profiling

#### • Hardware counters

- Memory transactions, instructions, hits/misses, ...
- Counted per multiprocessor(s), extrapolated to full GPU

### • Timing:

- Kernel/memcopy times
- Kernel/memcopy timestamps
- Kernel occupancy

#### • Command-line profiler

- Part of the GPU driver (all OSs)
  - Enabled/disabled via environment variables
  - Configured via a file, output to a logfile
- 4 counters per run (GT200)



# CUDA/OpenCL Profiling

### Visual Profiler

- GUI included with the toolkit download (all OSs)
- Automatically runs the app multiple times when more than 4 counters are selected
- Derives throughput measurements from counters
  - Memory throughput, instruction throughput
- Various graphical plots of kernels, memcopies

	Profiler Output 🛛 🔯 🔤	Summary Table	×				
	Method	GPU 🚽 usec	%GPU time	glob mem read throughput (GB/s)	glob mem write throughput (GB/s)	glob mem overall throughput (GB/s)	instruction throughput
1	fwd_3D_16x16_order8	3.09382e+06	82.15	46.9465	11.6771	58.6236	0.763973
2	memcpyHtoD	503094	13.35				
з	memcpyDtoH	168906	4.48				



## Nsight

#### • A full Visual-Studio integrated development environment

- CUDA project build system
- Parallel debugger
- System analyzer
- Graphics inspector

#### • Supports:

- CUDA C, OpenCL, DirectCompute
- DirectX 10, DirectX 11, OpenGL
- Requires:
  - Windows 7 or Vista
  - Visual Studio 2008 SP1
- Analyze/debug:
  - Same workstation (requires 2 GPUs)
  - Remotely (across network)







# Nsight GPU Debugging

- Executes on GPU
  - Not emulation on CPU
- Currently supports code written in:
  - CUDA C
  - HLSL
- Provides what you'd expect from a debugger:
  - Breakpoints
  - Variable and memory inspection
- Enhancements for parallel code:
  - Conditional breakpoints
    - Use thread/block ID, variable values
    - Choose to break when condition is true or when it changes
  - Inspection navigation across threads/blocks



## **Nsight Analysis**

- Capture data for:
  - CPU threads
  - CUDA/OpenCL calls
  - Graphics API calls
- View a correlated trace timeline of CPU and GPU events
- Get profiler information for every kernel

- GPU counters and derived analysis



## Nsight Analysis: Correlated Trace Plot

Seco	nds	6.2585424	6.2587424	6.2589424	6.2591424	6.2593424	6.2595424	6.2597424	6.2599424	6.26014
Processes										<u> </u>
smokeParticles.exe [6072]	- Y									
<ul> <li>Thread 34.9% [6328]</li> </ul>	- Y									
Thread State	Y.									
Function Calls	Y.					cuGLL	InmapBufferObje	ctAsync		
	$\neg \forall$									
	$\nabla$									
<ul> <li>Thread 0.1% [7680]</li> </ul>	$\nabla$									
<ul> <li>Thread 0.0% [7496]</li> </ul>	Y									
<ul> <li>Thread 0.0% [4564]</li> </ul>	- Y									
CUDA										
Context 0										
Context 1 [0]										
Driver API	- Y	1111				cuGLU	InmapBufferObje	ctAsync		
Memory	Y.									
Compute	Y									
0.1% [115] radixSortBlocks	Y									
	- Y					Charat	6.0500504			
	$\sim$					Start	0.2093084 6.2504272			
0.0% [15] integrateD	$\mathbb{A}$					Duration	69 us			
	Y									
<ul> <li>0.0% [115] vectorAddUniform</li> </ul>	n4 🛛					Context ID	1			
0.0% [15] calcDepthD	- Y					Stream ID	0			
Counters						API Call ID	/441			
OpenGL						Name	radixSortBloc	ks <uint=4.uint< td=""><td>=8.bool=1.boo</td><td>l=0.bool=</td></uint=4.uint<>	=8.bool=1.boo	l=0.bool=
System						Occupancy	0.5	anne name	2,2001-2,000	
CPU %	Y					GridDim	64, 1, 1			
Core 0	Y					BlockDim	256, 1, 1			
Core 1	Y					Regs/Thread	26			



### Nsight Analysis: Correlated Trace Plot

🍚 🧮 🛖  😜 🕨 Timel										
	Seconds	6.2585424	6.2587424	6.2589424	6.2591424	6.2593424	6.2595424	6.2597424	6.2599424	6.26014
Processes										
smokeParticles.exe [6072]	Y									
Thread 34.9% [6328]	Y			_						
Thread State										
Function Calls	7					α	IGLUnmapBufi	ferObjectAsync		
Thread 0.1% [7680]										
Thread 0.0% [7496]										
Thread 0.0% [4564]     ■	- V									
E CUDA		L								
Context 0										
Context 1 [0]										
Driver API	Y	1111				cuGLU	InmapBufferObje	ectAsync		
Memory	Y			_						
Compute	Y									
⊕ 0.1% [115] radixSortBl     ⊕	ocks 🍸									
	a Y									
⊕ 0.0% [230] scan4	Y					Start	6.2593584			
0.0% [15] integrateD	Y					End	6.2594272			
⊕ 0.0% [115] findRadixO	Offsets 🖓					Duration	69 µs			
⊕ 0.0% [115] vectorAddl     ■	Uniform4				- T	Context ID	1			
0.0% [15] calcDepthD	Y					Stream ID	0			
⊞ Counters						API Call ID	7441			
⊕ OpenGL     ■										
System						Name	radixSortBloo	cks <uint=4,uint< td=""><td>=8,bool=1,bool=</td><td>0,bool=0</td></uint=4,uint<>	=8,bool=1,bool=	0,bool=0
CPU %	$\nabla$					GridDim	64.1.1			
Core 0	Y					BlockDim	256. 1. 1			
Core 1	Y	J				Regs/Thread	26			
						StatShm/Block	48			



## Nsight Analysis: Correlated Trace Plot

🥥 🧮 🌰 💊 🕨 Timel	line							
	Seconds	6.2585424	6.2587424	6.2589424	6.2591424	6.2593424	6.2595424 6.2597424	6.2599424 6.26014.
Processes	c-10	1						
smokeParticles.exe [6072]	- Y							
Thread 34.9% [6328]	Y							
Thread State	Y							
Function Calls	- Y					cı	GLUnmapBufferObjectAsyn	c
Thread 0.1% [7680]	Y							
⊞ Thread 0.0% [7496]	Y							
⊞ Thread 0.0% [4564]	Y							
🗆 CUDA								
Context 1 [0]								
Driver API	~			_		0	GI Unman Buffer Object Acym	r
Manaar							o comina positici o o je co synk	
memory	т — —							
Compute	Y							
0.1% [115] radixSortBlocks	Y							
	Y							
0.0% [15] IntegrateD	1 1					Duration	69 µs	
	Insets Y				- L.	-		
	Uniform4			_		Context ID	1	
0.0% [15] calcDepthD	Y					API Call ID	7441	
Counters						ALL CONTD	1	
						Name	radixSortBlocks <uint=4,uint< th=""><th>t=8,bool=1,bool=0,bool=0</th></uint=4,uint<>	t=8,bool=1,bool=0,bool=0
CDI %		1				Occupancy	0.5	
Core 0						GridDim	64, 1, 1	
Core 1						Regs/Thread	250, 1, 1	
CORE 1						StatShm/Block	48	



## **Tool Summary**

ΤοοΙ	Туре	Availability
CUDA-GDB	Debugger	CUDA toolkit (linux only)
Visual Profiler	Profiler	CUDA toolkit (all OS)
CUDA-MemCheck	Memory Debugger	Beta, CUDA toolkit (all OS)
Parallel Nsight, MSVS integration	IDE (build/debug/profile)	Beta (Win7 or Vista)
TotalView Debugger	Debugger	
Allinea Distributed Debugging Tool	Debugger	
CUDA-GDB, Eclipse Integration by Fixstars on YDEL	IDE (build/debug)	



### Instructional Resources

- CUDA toolkit:
  - Programming Guides, Best Practices Guides, compiler/profiler documentation

#### • **Programming basics:**

- CUDA C:
  - <u>http://developer.download.nvidia.com/CUDA/training/NVIDIA\_GPU\_Computing\_Webina</u> <u>rs\_Introduction\_to\_CUDA</u>. {wmv,pdf}
  - {wmv, pdf} = {video, slides}
- OpenCL: GTC session 1409

#### Advanced programming (optimization):

- CUDA C:
  - GTC session 1029 (slides and video)
  - CUDA Tutorials at Supercomputing: <a href="http://gpgpu.org/">http://gpgpu.org/</a>
- OpenCL: GTC session 1068
- Kernel optimization is identical for CUDA C and OpenCL

#### GTC Materials for all sessions:

<u>http://developer.download.nvidia.com/compute/cuda/docs/GTC09Materials.htm</u>